Customizable datapath integrated lock unit
Näytä kaikki kuvailutiedot
Tiedostot
|
URN:
|
http://URN.fi/URN:NBN:fi:tty-201205071107
|
|
Nimeke:
|
Customizable datapath integrated lock unit |
|
Tekijä:
|
Jääskeläinen, Pekka; Salminen, Erno; Esko, Otto; Takala, Jarmo |
|
Julkaisun tyyppi:
|
Konferenssijulkaisu - Conference paper |
|
Julkaisuaika:
|
2011 |
|
DOI:
|
http://dx.doi.org/10.1109/ISSOC.2011.6089685
|
|
Kuvaus:
|
© 2011 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. |
|
Yliopisto:
|
Tampereen teknillinen yliopisto - Tampere University of Technology |
|
Tiedekunta:
|
Tieto- ja sähkötekniikan tiedekunta – Faculty of Computing and Electrical Engineering |
|
Laitos:
|
Tietokonetekniikan laitos – Department of Computer Systems |
|
Tiivistelmä:
|
Multicore Application-Specific Instruction-Set Processors (MCASIP) offer an interesting alternative for implementing parallel applications in MPSoCs. Flexible MCASIP architecture templates allow matching the instruction and task level parallelism provided by the processor to the requirements of the application at hand.
The processing throughput provided by shared memory (SM) multicores is commonly limited by the SM bandwidth. Synchronizing the execution of multiple threads using lock variables residing in the SM further adds to the bottleneck. In this paper we present a technique to reduce the SM contention in the case of MCASIPs where application-specific hardware customization can be used. The proposed solution is to use customized Datapath Integrated Lock Units (DILU) that enable the implementation of light weight synchronization primitives which minimize SM traffic.
The paper presents an experiment with a 48-core MCASIP which shows that the SM impact of the proposed fast barrier based on DILU in comparison to a basic SM polling one is up to 64% smaller. The size of the DILU hardware is negligible. |
|
Tekijänoikeudet:
|
This publication is copyrighted. You may download, display and print it for Your own personal use. Commercial use is prohibited. |
Viite kuuluu kokoelmiin:
Näytä kaikki kuvailutiedot