Now showing items 1-1 of 1

    • Implementation of SystemVerilog and UVM Training 

      Oinonen, Arto (2017-01-11)
      Integrated circuits have become more complex every year and their verification has become more time-consuming. Therefore, effective education of new verification engineers is important for industry. This thesis covers ...